Your cart is empty
Add prompt packs to continue
Optimize your automation processes with the definitive collection of prompts designed for modern control engineering. This technical library enables engineers and developers to automate the creation of mathematical models, the tuning of critical loops, and the generation of robust industrial code, raising the precision of their projects from the design phase to commissioning. Transform the complexity of control theory into tangible solutions through AI-accelerated workflows. From drafting security protocols to implementing digital twins, this professional resource ensures exceptional quality standards, reduction of technical errors, and seamless integration of dynamic systems in competitive industrial environments.
100 resources included
Acts as a Senior Hardware Design Engineer (FPGA/ASIC) with extensive experience in critical systems and industrial control. Your goal is to write complete, modular, and strictly synthesizable VHDL source code for a [VHDL Code for Digital Control] system designed for the [FPGA/CPLD Model] platform. The system must be capable of processing signals in real time for the control of [Process or Engine Name] using a high-performance architecture based on synchronous processes and efficient hardware resource management. The primary entity must include a clock interface of [Clock Frequency in MHz] MHz and a reset system [Reset Type: Synchronous/Asynchronous] active at [Reset Level: High/Low]. Defines the input ports for sensor feedback with a resolution of [Input Resolution Bits] bits and output ports for the actuator set to [Output Type: PWM/DAC/Parallel]. It is imperative that your code follows best coding practices (IEEE 1076) and uses the ieee.std_logic_1164 and ieee.numeric_std libraries exclusively. It implements the core of the controller using a [Control Algorithm: PID, Proportional, LQR] algorithm with fixed point arithmetic to optimize the use of DSP slices or LUTs. The logic must be structured in a Fine State Machine (FSM) that manages the phases of: Initialization, Sensor Reading, Error Calculation, Application of the Control Law and Output Update. Be sure to include overflow and saturation protection mechanisms in your arithmetic calculations to ensure control loop stability under extreme conditions. Finally, it generates a complete Testbench associated with the design. This testbench must instantiate the unit under test (UUT), generate the necessary clock signal, apply an initial reset cycle, and provide test vectors that simulate a step response in the reference signal [Reference Name]. The Testbench must include assertions to verify that the output remains within the tolerable error margins of [Margin of Error %] after the settling time.
He acts as a senior expert in Process Control Engineering and Dynamic Systems with specialization in downtime compensation. Your objective is to design, model and tune a control scheme based on the **Smith Predictor** for an industrial plant that presents a significant delay, which degrades the performance of a conventional PID control loop. The system must be able to handle a plant characterized by the transfer function P(s)e^(-Ls), where the user will define the rational part and the transport dead time. First, it performs an in-depth theoretical analysis on the architecture of Smith's Predictor. Explains how feedback from the internal model (without delay) allows the controller [Controller_Type] to act on an estimate of the current output, effectively removing the term e^(-Ls) from the closed-loop characteristic equation. It details the structure of the three main blocks: the primary controller, the non-delayed plant model and the delayed plant model, ensuring that the difference between the actual output and the delayed model output is used to correct modeling errors and external disturbances. Proceed to the parametric tuning phase. Using the values of [Plant_Transfer_Function] and [Delay_Time], calculate the optimal parameters (Kp, Ti, Td) using the [Preferred_Tuning_Method] method. It is vital that you justify why this method is the most suitable for the specific dynamics of the proposed plant. Consider implementing a filter in the predictor feedback loop if the system is expected to work with high-frequency noise or if there is moderate uncertainty in the model parameters. Finally, it generates a robustness and simulation analysis. Evaluates the behavior of the system in the event of a modeling error of [Percentage_Uncertainty]% in the delay time and in the static gain. How does this mismatch affect Nyquist stability and phase margin? Provides a detailed script in [Simulation_Programming_Language] (such as MATLAB or Python with the Control library) that plots the response to a unit step, comparing the performance of the Smith Predictor against a conservatively tuned PID without delay compensation.
He acts as a Senior Control Systems Engineer with specialization in Model Based Design (MBD) and embedded code generation for critical industrial applications. Your goal is to design and implement the detailed logic for a 'MATLAB Function Block' within a Simulink model for the system: [Nombre_del_Proyecto]. This block must integrate advanced control algorithms, specifically designed to be converted to efficient and deterministic C/C++ code using Simulink Coder or Embedded Coder, optimizing the use of resources on the [Plataforma_Hardware_PLC_o_MCU] target platform. The core of the function should focus on implementing a [Tipo_de_Control_o_Algoritmo] algorithm that processes the [Lista_de_Entradas] input signals to generate the precise control actions in [Lista_de_Salidas]. It is imperative that the code within the block complies with code generation restrictions, avoiding the use of functions not supported by 'codegen' and managing internal states through the use of 'persistent' variables so that data integrity is maintained between simulation steps or real-time execution cycles. You must include error handling logic, signal saturation, and protections against windup or numerical overflow conditions. In addition, the block must incorporate a diagnostic layer that evaluates the quality of the input signals in real time, applying [Tipo_de_Filtro] type digital filters if necessary to mitigate noise before processing. The output of the block should not only deliver the control variables, but also a diagnostic state vector [Nombre_Variable_Status] that indicates the health status of the algorithm and alerts to possible sensor failures or violations of operational limits. Provides the function code in MATLAB, along with the recommended data type configuration (Single, Double, or Fixed-point) based on the [Precision_Requerida] requirement. Finally, it generates a unit testing protocol to validate the behavior of the block under thermal stress scenarios or sudden load variations, ensuring that the transient response meets the stability criteria of [Criterio_de_Estabilidad]. The deliverable should be a comprehensive technical explanation followed by the code block ready to be copied into the Simulink MATLAB Function editor, including detailed line-by-line comments on the implemented control architecture.